Re: [Libre-silicon-devel] turning verilog into graphical layout (PCB component style)

ah ha! i discovered yosys "show", which converts to graphviz dot-format. good enough. yosys> read_verilog file.v yosys> show coooool l.