2 Nov
2018
2 Nov
'18
2:09 p.m.
Hi everyone So Ferec has implemented the LDMOS power fet test structures and Hagen is right now layouting the well test structures. As soon as he's done I'd suggest to do a last walk through, through the GDS2 files and then ordering the mask set.
Cheers David