Cool!

On Friday, November 2, 2018, David Lanzendörfer <david.lanzendoerfer@o2s.ch> wrote:

Hi everyone
So Ferec has implemented the LDMOS power fet test structures and Hagen is
right now layouting the well test structures.
As soon as he's done I'd suggest to do a last walk through, through the GDS2
files and then ordering the mask set.

Cheers
        David

--
Send from mobile phone with autocorrection / autofill. Blame my phone for typos.

_______________________________________________
Libre-silicon-devel mailing list
Libre-silicon-devel@list.libresilicon.com
http://list.libresilicon.com/mailman/listinfo/libre-silicon-devel