Hi,

I have been at the AustroChip conference and got in contact with researchers of TU Vienna who are researching on Asynchronous Logic. I offered them a cooperation where they provide netlists and we do the layouting of the cells for them. If you are interested in their research: pdk.libresilicon.com/Austrochip_2021_Conference_proceedings.pdf

Best regards, Philipp