[Libre-silicon-devel] Pad cells on test wafer
hsank at posteo.de
Sat Jul 21 20:15:04 CEST 2018
On 07/21/2018 07:38 PM, David Lanzendörfer wrote:
> Hi Hagen
> How many metal layers should I plan for the process I'm going to submit soon?
Well, I like to deal with up to three metal layers, not more.
I would guess, that two metal layers are comfortable and reasonable.
Regarding the metal processing I would give metal3 also a chance on
My assumption is, that the 5um CMP accuracy will bite us in the ass with
So let's try with 3 metal layers for PearlRiver. If we only get 2 layers
functional, we are still fine - standard cell design mostly still
-------------- next part --------------
A non-text attachment was scrubbed...
Size: 819 bytes
Desc: OpenPGP digital signature
More information about the Libre-silicon-devel