Hi Andy
this question comes in two parts and is for hardware designers:
Ok
In the Alliance CAD System there is a tool called `asimut`, which does VHDL simulation and is executed after each step in the workflow basically. Is there an equivalent simulation tool in `qflow` or is it comparable to `ng-spice`? Would you execute `ng-spice` after each step in a hardware design flow?
Simulation on the digital level (RTL) is being done using iVerilog from Icarus verilog. For VHDL there is ghdl which does the same.
The second question is about finding an equivalent STA tool to `vesta`. STA is performed after Placing and then again after Routing, is this correct? I cannot find a similar tool in the Alliance CAD System but it is necessary for a complete silicon flow.
Well. As soon as you've got the netlist done (no place and route) you can already do an STA based on the behavior VHDL/Verilog models provided for the various logic cells. That's what Hagen is doing here, he defines the theoretical timing: https://github.com/chipforge/StdCellLib/tree/master/Simulation/verilog The actual timing will then be determined in the lab actually, where we will measure out our logic cells and determine worst case and best case behavior. Respectively we can also do SPICE simulations on the transistor/wire-level (analog) and make pretty good predictions of speed-drifts based on temperature and so on. We will have to decide in a Mumble session on how we wanna get these values.
Cheers David